{
  "$type": "site.standard.document",
  "description": "Current imbalances between parallel switching devices in a power converter half leg are reduced. A gate driver generates a nominal PWM gate drive signal for a respective half leg. A first feedback loop couples the nominal PWM gate drive signal to a gate terminal of a respective first switching…",
  "path": "/patents/1302011",
  "publishedAt": "2021-10-07T00:00:00.000Z",
  "site": "at://did:plc:oql6ds5vnff4ugar6rruliwd/site.standard.publication/3mn3ohu7oxx5w",
  "tags": [
    "H02M7/53871",
    "FORD GLOBAL TECHNOLOGIES, LLC"
  ],
  "textContent": "Current imbalances between parallel switching devices in a power converter half leg are reduced. A gate driver generates a nominal PWM gate drive signal for a respective half leg. A first feedback loop couples the nominal PWM gate drive signal to a gate terminal of a respective first switching device. The first feedback loop has a first mutual inductance with a current path of a first parallel switching device and has a second mutual inductance with a current path of a second parallel switching device. The first and second mutual inductances are arranged to generate opposing voltages in the first feedback loop, so that when all the parallel switching devices carry equal current then the voltages cancel.",
  "title": "DC INVERTER/CONVERTER CURRENT BALANCING FOR PARALLELED PHASE LEG SWITCHES"
}