Novel dual-gate transistor design enables stable 3D semiconductor stacking

Researchers developed a dual-modulated vertically stacked transistor that eliminates current leakage at nanoscale channel lengths, advancing low-power 3D chip integration.