Include racy reads in Rust memory model with `MaybeInvalid<T>`

Oh you were imagining the inline asm to contain the entire seqlock, not just the racy read and write? Okay that changes things, I didn't think that variant through yet.