{
  "$type": "site.standard.document",
  "bskyPostRef": {
    "cid": "bafyreiculr2kftiivm67kyel5ck7baaexvelx3cde5hdbuhl6mv7g5g5bm",
    "uri": "at://did:plc:dgckedirabhiow2v2pwuizex/app.bsky.feed.post/3mnwgyhe4tbi2"
  },
  "coverImage": {
    "$type": "blob",
    "ref": {
      "$link": "bafkreiabmc4cg5ws4lhp2ufuhzwsmx74o5kv7gb45fqs5gk2yg5qp4bcx4"
    },
    "mimeType": "image/webp",
    "size": 161872
  },
  "path": "/news/RADV-INST-PREF-SIZE-RDNA3",
  "publishedAt": "2026-06-10T09:49:50.000Z",
  "site": "https://www.phoronix.com",
  "textContent": "Initially introduced in RDNA3 (GFX11) GPUs is INST_PREF_SIZE to specify the number of instruction bytes to prefetch prior to a wavefront beginning execution. The Mesa Radeon Vulkan driver \"RADV\" is now making use of this feature in RDNA3/RDNA4 GPUs for better instruction cache prefetching...",
  "title": "RADV Driver Now Leveraging RDNA3+ Hardware Feature For Better Instruction Cache Prefetching"
}